arrow_back From playlist: EE610: Analog IC design-1 (2025)
SSCD IIT Kanpur

Cadence demo: Systematic design of a two-stage Miller OTA & tackling the gate parasitic capacitance

This lecture is in our queue for curation. AnalogLore summaries are hand-verified — this video will be fully annotated soon.