Lecture 16: 2-stage Miller OTA; design iteration eg., transistor-level schematic; Systematic offset

This lecture is in our queue for curation. AnalogLore summaries are hand-verified — this video will be fully annotated soon.