arrow_back From playlist: EE613: High-frequency analog circuit design (2024)
SSCD IIT Kanpur

Lecture 33(1): Class-AB output stage; Class-AB bias using a) Monti-Celli scheme, b) pseudo resistor

This lecture is in our queue for curation. AnalogLore summaries are hand-verified — this video will be fully annotated soon.