arrow_back From playlist: EE698I: Mixed-signal IC design (2024)
SSCD IIT Kanpur

Lecture 14: Time-interleaved ADCs; Gain, timing & offset mismatch; Calibration to correct mismatches

This lecture is in our queue for curation. AnalogLore summaries are hand-verified — this video will be fully annotated soon.