Lecture 17: Pipelined ADC; Redundancy to tackle comparator offset; 1.5-bit (M+0.5) bit stage;

Name: Lecture 17: Pipelined ADC; Redundancy to tackle comparator offset; 1.5-bit (M+0.5) bit stage;
Channel: SSCD IIT Kanpur

This lecture is in our queue for curation. AnalogLore summaries are hand-verified — this video will be fully annotated soon.